




1/25



PRIOR ART

FIG. 1





FIG. 2

3/25



4/25

FIG. 3






FIG. 4

FIG. 5



6/25




FIG. 6A

TO FIG. 6B

FIG. 6
FIG. 6A
FIG. 6B

FIG. 6

7/25

FIG. 6B





FIG. 7



9/25




FIG. 8

10/25




FIG. 8A

11/25




FIG. 8B

12/25




FIG. 8C




FIG. 8C-1

13/25




FIG. 8C-2




FIG. 9




FIG. 10

16/25

FIG. 11

FIG. 11A
FIG. 11B




FIG. 11A

17/25

Message Bus Send Operation Continued




FIG. 11B

18/25

Bit Position	1	2	3	4			62	63	64
	1	0	0	0				0	0

FIG. 11C

Bit Position	1	2	3	4			62	63	64
	0	1	0	0				0	0

FIG. 11D

Bit Position	1	2	3	4			62	63	64
	0	1	1	0				0	1

FIG. 11E

Bit Position	1	2	3	4			62	63	64
	1	1	1	1				1	1

FIG. 11F

Bit Position	1	2	3	4			62	63	64
	0	1	1	0				0	1

FIG. 11G

19/25

FIG. 12




FIG. 12A

20/25

Message Bus Receive Operation Continued





FIG. 12B

21/25



22/25

Xmit CPU flow





FIG. 14A

23/25



24/25

Rec msg flow




FIG. 15A

25/25




FIG. 15B